

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DUFARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/775,496	02/05/2001	Eugene Zilberman	246/85 8466	
75	90 06/18/2004		EXAMI	NER
Mark Frieman LTD			LOHN, JOSHUA A	
Bill Polkinghorn Discovery Dispatch 9003 Florin Way			ART UNIT	PAPER NUMBER
Upper Marlboro, MD 20772			2114	9
	`		DATE MAILED: 06/18/2004	, ,

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
a ,	09/775,496	ZILBERMAN, EUGENE				
Office Action Summary	Examiner	Art Unit				
	Joshua A Lohn	2114				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
 1) Responsive to communication(s) filed on 13 June 2004. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. 						
Disposition of Claims						
4) ⊠ Claim(s) 1,2,4,5 and 7-13 is/are pending in the 4a) Of the above claim(s) is/are withdrav 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1,4,5 and 7-12 is/are rejected. 7) ⊠ Claim(s) 2 and 13 is/are objected to. 8) □ Claim(s) are subject to restriction and/or	vn from consideration.					
Application Papers						
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on <u>05 February 2001</u> is/are Applicant may not request that any objection to the c Replacement drawing sheet(s) including the correction 11) ☐ The oath or declaration is objected to by the Ex	e: a) accepted or b) objected drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date S. Patent and Trademark Office	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa					

Art Unit: 2114

DETAILED NON-FINAL REJECTION

Response to Arguments

Applicant's arguments, see pages 8 and 9, filed 6/1/2004, with respect to claims 2 and 13 have been fully considered and are persuasive. The 103(a) Rejection of claim 2 has been withdrawn.

Applicant's arguments with respect to claims 1, 4, 5, and 7-12 have been fully considered but they are not persuasive.

In response to applicant's arguments with respect to claim 1, the examiner respectfully disagrees. The examiner appreciates the applicants acknowledgement and understanding of the obvious combination of Ajanovic and Jeddeloh, however the examiner respectfully disagrees with the applicant's assertion that the combination of Ajanovic, Jeddeloh and Okaue would result in the storage "in non-volatile memory 55 of Okaue et al. '10 a record of the faulty locations of flash memory 42 of Okaue et al. '140" and not obviously permit the substitution of non-volatile memory modules for volatile memory modules. Applicant further asserts that the differing uses of the memory devices would further prohibit this combination. The examiner feels that one skilled in the art would still have been motivated to substitute the non-volatile memory of Okaue into the volatile memory modules of Ajanovic. The use to which the memory is being put is inconsequential in the combination of the memory card of Okaue, this is because only the card of the system of Okaue is being considered for the system. Ajanovic states a desire to have support of different modules, and despite the indication by applicant that all example memories are volatile, this statement provides ample motivation for one of ordinary skill in the art to desire implementing the memory module of Okaue as a compatible module in the invention of

Art Unit: 2114

Page 3

Ajanovic. Both these systems teach of removable memory cards, the ease with which these modules are removed is not a significant enough difference to prevent the implementation of the non-volatile memory card modules of Okaue in the multiple module system of Ajanovic. The examiner acknowledges that the additional combinatorial motivation relating to Jeddeloh '789 is improper and discuses aspects that are unrelated, however more that sufficient motivation is present in the compatibility desires of Ajanovic. The applicant's arguments that Okaue fails to disclose using a plurality of memory boards is of no consequence because the obvious combination of Ajanovic, Jeddeloh, and Okaue would have the memory boards of Okaue implemented in the plural form of Ajanovic.

In response to applicant's arguments regarding the allowability of claim 4, due to the inclusion of limitations consistent with those of claim 1, the examiner respectfully disagrees.

The response to claim 1 above provides clear basis for the continued rejection of claim 4 as well.

In response to applicant's argument, with respect to claim 9, that Gross et al. '959 only records defects once, and prohibits the at least twice recording of at least one faulty location, the examiner respectfully disagrees. The patent of Gross et al. clearly states, in column 8, lines 53-56, the recording of redundant lists of faulty locations to provide additional fault tolerance. The use of redundant lists means each fault is recorded in at least two locations within the system.

Applicant's arguments relating to the dependent claims, other than 2 and 13, are moot, based upon the continued rejection of all independent claims, as detailed above.

Claim Rejections - 35 USC § 103

Art Unit: 2114

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 4, 5, 7, 8, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ajanovic, United States Patent number 6,298,426, filed December 31, 1997, in view of Jeddeloh, United States Patent number 6,052,798, filed July 1, 1998, in further view of Okaue et al., United States Patent number 6,601,140, filed April 6, 2000.

As per claim 1, Ajanovic discloses at least one main board that includes a processing system for enabling interaction with the host system, see Memory Controller (104) of figure 2. Ajanovic also discloses a plurality of memory boards separate from the main board, with the memory board containing at least part of the storage systems primary solid-state component array used for data storage, see Memory Modules (200 A-D) of figure 2, which are independent boards that make up the solid-state memory for data storage, see column 4, lines 51-61. Ajanovic also discloses for each memory board having at least one secondary non-volatile memory device, located on the memory board, containing system information related to each memory board, see column 3, lines 61-66, where the NVRAM contains system information. Ajanovic fails to disclose the non-volatile memory containing fault location record for the primary solid-state components array located on the board. Ajanovic also fails to disclose the primary solid-state components being non-volatile.

Art Unit: 2114

Jeddeloh discloses using a secondary non-volatile memory to store a fault location record for the primary solid-state components array located on the board, see element 18 of figure 1 and column 3, lines 1-3.

It would have been obvious to one skilled in the art at the time the invention was made to include the fault location record of Jeddeloh in the memory module of Ajanovic.

This would have been obvious because Ajanovic discloses a memory module that contains a non-volatile memory for storing system information, as mentioned above. Jeddeloh discloses that including a fault map in a non-volatile secondary memory of a memory module allows for eliminating the need for redundant rows and extra bits for error correction schemes, see column 1, line 40 through column 2, line 4. It would be obvious to implement the fault map in the non-volatile memory of Ajanovic to eliminate this high memory overhead and still allow for detection and avoidance of faulty memory cells. Ajanovic and Jeddeloh fail to disclose the primary solid-state components being non-volatile memory.

Okaue discloses a memory module with a non-volatile primary solid-state memory component, see column 4, lines 48-50.

It would have been obvious to one skilled in the art at the time the invention was made to include the memory type of Okaue with the memory module of Ajanovic and Jeddeloh.

This would have been obvious because Ajanovic discloses a desire to have compatibility with different types of memory modules, see column 3, lines 34-40. Ajanovic and Jeddeloh both disclose a system in which each memory module has a primary and secondary segment, with the secondary segment responsible for storing information about the primary segment, as shown above. Okaue also adopts this form for a memory module, with a primary segment, element 42,

Art Unit: 2114

and a secondary information segment, the security block of element 52, both of figure 1. Due to the same memory structure of the modules it would have been obvious to one skilled in art at the time of the invention to allow for the memory module of Okaue, with its non-volatile primary memory block, to be used with the device of Ajanovic and Jeddeloh, which is shown to teach of compatibility with different memory modules.

As per claim 4, Ajanovic discloses a solid state storage system that includes a main board and a plurality of memory boards separate from the main board, see figure 2, where the memory boards are elements 200 A-D and the memory controller is the main board that provides processing interaction with the host system, figure 1. Ajanovic also discloses each memory board including primary memory devices and a secondary non-volatile memory device onto each board of the multi-board solid-state storage system, see elements 201 A-D of figure 2. Ajanovic fails to disclose the non-volatile memory containing fault location record for the primary solid-state components array located on the board. Ajanovic also fails to disclose the primary solid-state components being non-volatile.

Jeddeloh discloses using a secondary non-volatile memory to store a fault location record for the primary solid-state components array located on the board, see element 18 of figure 1 and column 3, lines 1-3.

It would have been obvious to one skilled in the art at the time the invention was made to include the fault location record of Jeddeloh in the memory module of Ajanovic.

This would have been obvious because Ajanovic discloses a memory module that contains a non-volatile memory for storing system information, as mentioned above. Jeddeloh

Art Unit: 2114

discloses that including a fault map in a non-volatile secondary memory of a memory module allows for eliminating the need for redundant rows and extra bits for error correction schemes, see column 1, line 40 through column 2, line 4. It would be obvious to implement the fault map in the non-volatile memory of Ajanovic to eliminate this high memory overhead and still allow for detection and avoidance of faulty memory cells. Ajanovic and Jeddeloh fail to disclose the primary solid-state components being non-volatile memory.

Okaue discloses a memory module with a non-volatile primary solid-state memory component, see column 4, lines 48-50.

It would have been obvious to one skilled in the art at the time the invention was made to include the memory type of Okaue with the memory module of Ajanovic and Jeddeloh.

This would have been obvious because Ajanovic discloses a desire to have compatibility with different types of memory modules, see column 3, lines 34-40. Ajanovic and Jeddeloh both disclose a system in which each memory module has a primary and secondary segment, with the secondary segment responsible for storing information about the primary segment, as shown above. Okaue also adopts this form for a memory module, with a primary segment, element 42, and a secondary information segment, the security block of element 52, both of figure 1. Due to the same memory structure of the modules it would have been obvious to one skilled in art at the time of the invention to allow for the memory module of Okaue, with its non-volatile primary memory block, to be used with the device of Ajanovic and Jeddeloh, which is shown to teach of compatibility with different memory modules.

As per claim 5, Ajanovic discloses that the memory modules can take on multiple, different organizations, see column 3, lines 33-42. This would inherently include the ability to

Art Unit: 2114

add, connect, and replace boards to provide for the different organizations. Ajanovic also discloses testing the boards by providing error detection on the data retrieved from the memory boards, see column 5, lines 18-21.

As per claim 7, Okaue discloses the primary solid-state components are Flash memory devices, see column 4, lines 48-50.

As per claim 8, Okaue discloses the primary solid-state components are Flash memory devices, see column 4, lines 48-50

As per claim 12, Ajanovic discloses the system of claim 1 comprising at least three of the memory boards, see figure 3, elements 300 A-C.

Claims 9, 10, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ajanovic in view of Jeddeloh in further view of Gross et al., United States Patent number 5,200,959, filed October 17, 1989.

As per claim 9, Ajanovic discloses placing a secondary non-volatile memory device onto each board of the multi-board solid-state storage system, see elements 201 A-D of figure 2. Ajanovic discloses recording system information of each board on the secondary non-volatile memory device, see column 3, lines 64-66. Ajanovic fails to disclose the non-volatile memory containing fault location record for the primary solid-state components array located on the board. Ajanovic also fails to disclose storing the information in each of at least two areas of the secondary memory.

Art Unit: 2114

Jeddeloh discloses using a secondary non-volatile memory to store a fault location record for the primary solid-state components array located on the board, see element 18 of figure 1 and column 3, lines 1-3.

It would have been obvious at the time the invention was made to include the fault location record of Jeddeloh in the memory module of Ajanovic.

This would have been obvious because Ajanovic discloses a memory module that contains a non-volatile memory for storing system information, as mentioned above. Jeddeloh discloses that including a fault map in a non-volatile secondary memory of a memory module allows for eliminating the need for redundant rows and extra bits for error correction schemes, see column 1, line 40 through column 2, line 4. It would be obvious to implement the fault map in the non-volatile memory of Ajanovic to eliminate this high memory overhead and still allow for detection and avoidance of faulty memory cells. Ajanovic and Jeddeloh fail to disclose storing faulty location information in each of at least two areas of the secondary memory.

Gross discloses storing faulty location information in each of at least two areas of a memory, see column 8, lines 52-56, where Gross discloses having redundant fault lists that would result in faulty location information being stored in each of at least two areas to provide redundancy.

It would have been obvious to one skilled in the art at the time the invention was made to include the multiple fault location information lists of Gross in the invention of Ajanovic and Jeddeloh.

This would have been obvious because of the importance of the fault information in avoiding defects in memory. It is discloses by Jeddeloh that the list of defective memory

Art Unit: 2114

locations is essential to all aspects of the avoidance of faulty locations, see column 2, lines 7-38. Gross discloses that care must be taken to ensure that the defect list is kept accurately, and that a method for ensuring that the list does not become corrupted is to use redundant lists, see column 8, lines 35-56. It would have been obvious that the defect list, which is essential to the invention of Ajanovic and Jeddeloh, would have benefited greatly from being duplicated and stored in at least two areas of memory.

As per claim 10, Gross discloses redundant lists of defects, see column 8, lines 52-56.

Jeddeloh discloses updating these lists subsequent to initial recording, see column 5, lines 9-34.

As per claim 11, Gross discloses redundant lists of defects, see column 8, lines 52-56.

Jeddeloh discloses adding at least one additional fault location record to these lists, see column 5, lines 9-34.

Art Unit: 2114

Allowable Subject Matter

Claims 2 and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua A Lohn whose telephone number is (703) 305-3188. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoleil can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JAL

SCOTT BADERMAN